

IN THE CLAIMS:

Please substitute claims 1-2, 12-13 and 15 with the following amended claims:

1. (Currently Amended) A fabricating method of a semiconductor integrated circuit comprising forming a ruthenium electrode of a capacitor with high-k material on a semiconductor substrate by a chemical vapor deposition method in a sub-atmospheric pressure using an organoruthenium compound as a precursor, which includes:
 - a first step of providing the semiconductor substrate in a deposition chamber, increasing a temperature of the semiconductor substrate in the chamber up to a desired temperature;
 - a second step of supplying the precursor into the deposition chamber to form a ruthenium film with a desired thickness on the heated semiconductor substrate;
 - a third step of stopping the supply of the precursor and decreasing the temperature of the semiconductor substrate; and
 - a fourth step of separately supplying ~~[[of]]~~ an oxidation gas into the deposition chamber from said precursor such that the supply of the oxidation gas is separately controlled and only during the precursor-supplying step.
2. (Currently Amended) The fabricating method of a semiconductor integrated circuit according to Claim 1, wherein the ruthenium electrode is a top electrode, and
 - the supply of ~~[[an]]~~ the oxidation gas into the deposition chamber being carried out through all of the first, second, and third steps.
3. (Original) The fabricating method of a semiconductor integrated circuit according to claim 1, wherein the ruthenium electrode forming method further includes a step of introducing a balance gas in addition to a carrier gas so as to keep a pressure in the deposition chamber constant through all of the other steps.
4. (Original) The fabricating method of a semiconductor integrated circuit according to claim 1, whereby the second step, the oxidation gas and an inert gas are supplied such that a oxygen partial pressure created by the oxidation gas in the deposition chamber is 0.1 Torr or less such that an amount of oxygen adsorption onto a surface of the

semiconductor substrate is set to a minimum amount required for de-composing the precursor.

5. (Original) The fabricating method of a semiconductor integrated circuit according to claim 1, whereby the second step, the oxidation gas, an inert gas, and a solvent gas are supplied such that the oxygen partial pressure in the deposition chamber is 0.5 Torr or less such that the amount of oxygen adsorption onto the surface of the semiconductor substrate is set to a minimum amount required for de-composing the precursor.
6. (Original) The fabricating method of a semiconductor integrated circuit according to claim 1, whereby the second step the precursor of an organoruthenium compound is dissolved in a solvent as the precursor, and
wherein the ruthenium electrode forming method further includes a step of supplying the oxidation gas and an inert gas such that the oxygen partial pressure in the deposition chamber is 0.1 Torr or less thereby setting the amount of oxygen adsorption onto the surface of the semiconductor substrate to a minimum amount required for the decomposition of the precursor thereby increasing the amount of oxygen adsorption onto the surface of the semiconductor substrate and shortening a growth time of the electrode.
7. (Original) The fabricating method of a semiconductor integrated circuit according to claim 1, whereby the second step a diluted precursor of an organoruthenium compound is dissolved in a solvent as the precursor, and
wherein the ruthenium electrode forming method further includes a step of supplying the oxidation gas, an inert gas, and a solvent gas such that the oxygen partial pressure in the deposition chamber is 0.5 Torr or less thereby setting the amount of oxygen adsorption onto the surface of the semiconductor substrate to a minimum amount required for the decomposition of the precursor thereby increasing the amount of oxygen adsorption onto the surface of the semiconductor substrate and shortening a growth time of the electrode.
8. (Original) The fabricating method of a semiconductor integrated circuit according to

claim 1, wherein the second step further comprising a step of controlling the amount of oxygen adsorption onto the surface of the semiconductor substrate by the amount of a supplied vaporized solvent gas.

9. (Original) The fabricating method of a semiconductor integrated circuit according to claim 2, whereby the first step, the oxidation gas and an inert gas are supplied such that the oxygen partial pressure in the deposition chamber is 0.5 Torr or less thereby shortening a length of time between the start of the supply of the precursor and the start of deposition in the second step.
10. (Original) The fabricating method of a semiconductor integrated circuit according to claim 1, wherein the organoruthenium compound comprises at least one of
bis-(cyclopentadienyl)ruthenium $[\text{Ru}(\text{C}_5\text{H}_5)_2]$,
bis-(methylcyclopentadienyl)ruthenium $[\text{Ru}(\text{CH}_3\text{C}_5\text{H}_4)_2]$,
bis-(ethylcyclopentadienyl)ruthenium $[\text{Ru}(\text{C}_2\text{H}_5\text{C}_5\text{H}_4)_2]$,
tris-(dipivaloylmethanate)ruthenium $[\text{Ru}(\text{C}_{11}\text{H}_{19}\text{O}_2)_3]$, and $\text{Ru}(\text{OD})_3$.
11. (Original) The fabricating method of a semiconductor integrated circuit according to claim 1, wherein the solvent for dissolving the organoruthenium compound to comprises at least one of methanol, ethanol, 1-propanol, 2-propanol, isobutyl alcohol, 1-butanol, 2-butanol, diethyl ether, diisopropyl ether, octane, tetrahydropuran, tetrahydropyran, 1,4-dioxane, acetone, methyl ethyl ketone, and toluene.
12. (Currently Amended) A fabricating method of a semiconductor integrated circuit comprising:
forming a bottom electrode of ruthenium of a capacitor with high-k material on a semiconductor substrate by a chemical vapor deposition method in a sub-atmospheric pressure using an organoruthenium compound as a precursor[.]; and
immediately thereafter performing annealing at not less than a formation temperature of the bottom electrode of ruthenium in [[an inert atmosphere or]] a reducing atmosphere containing hydrogen thereby inhibiting deformation of crystal grains of the bottom electrode of ruthenium in the annealing step during or after capacitor insulator

formation.

13. (Currently Amended) The fabricating method of a semiconductor integrated circuit according to claim 12, wherein the annealing temperature in [[the inert atmosphere or]] the reducing atmosphere is not more than the annealing temperature for crystallization of the capacitor insulator.
14. (Original) The fabricating method of a semiconductor integrated circuit according to claim 12, wherein the temperature at which the deformation of crystal grains of the bottom electrode of ruthenium is inhibited is 800 °C or less.
15. (Currently Amended) The fabricating method of a semiconductor integrated circuit according to claim 12, wherein [[an average]] a grain size of the crystal grains of the bottom electrode of ruthenium [[is]] ranges from 30 nm to 60 nm.
16. (Original) The fabricating method of a semiconductor integrated circuit according to claim 1, wherein the electrode of ruthenium of a capacitor with high-k material is formed on the semiconductor substrate, and immediately thereafter annealing is performed at not less than the formation temperature of the bottom electrode of ruthenium in an inert atmosphere or a reducing atmosphere thereby inhibiting deformation of crystal grains of the bottom electrode of ruthenium in the annealing step during or after capacitor insulator formation.
17. (Original) The fabricating method of a semiconductor integrated circuit according to claim 16, wherein said electrode is a bottom electrode.
18. (Original) The fabricating method of a semiconductor integrated circuit according to claim 1, wherein the oxidation gas comprises at least one of O₂, N₂O, H₂O, NO₂, and O₃.
19. (Original) The fabricating method of a semiconductor integrated circuit according to claim 4, wherein the inert gas comprises at least one of N₂, He, Ar,

Ne, and Xe.

20. (Original) The fabricating method of a semiconductor integrated circuit according to claim 12, whereby the annealing step is performed at a temperature lower than a crystallization temperature of the high-k capacitor.